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SIR ISAAC NEWTONDESIGN METHODOLOGY FOR LOW-JITTER PHASE-LOCKED
LOOPS
1. INTRODUCTION
1.1. Background
A phase-locked ioop synchronizes an output signal generated by a source (like
a crystal oscillator) to an input signal in frequency as well as in phase[1]. A basic
block diagram of a phase-locked ioop is as shown in Fig. 1.1.
Input Ou%put
Oscillator (VCO)
Feedbck
FIGURE 1.1. Basic block diagram of a phase-locked loop.2
It offers two types of corrections - frequency correction for large differences
between the reference and feedback inputs and phase corrections for small differ-
ences. The process by which a phase-locked loop locks onto a reference signal is
highly nonlinear and is known as acquisition or capture of the signal. The phase-
locked loop first tries to acquire the frequency, the process being called frequency
acquisition, and then tries to lock onto the phase, called phase acquisition. The range
of frequencies for which a phase-locked loop (PLL) acquires the frequency is called
the pull in range and the range of frequencies for which the PLL does phase aquisi-
tion is called the lock in range of the PLL. The PLL finds application in a variety of
wireless and digital systems for jitter reduction, clock data recovery, and frequency
synthesis [1]- [5]. One of the key performance parameters for a phase-locked loop
is the timing jitter [6], or the phase-noise in frequency domain [7].For example,
the clock jitter can degrade the performance of a microprocessor especially at high
frequencies [8] or it can worsen the sensitivity of the receiver in a communication
system.
The input signal and the fedback signal are compared by the phase detector.
The phase detector produces an output that is proportional to the phase difference
between the two signals. The loop filter low-pass filters the output of the phase
detector and produces a voltage whose polarity is such as to change the frequency
of oscillation of the voltage controlled oscillator. In this way, the voltage controlled
oscillator (VCO) tracks the input in frequency and phase. A typical VCO transfer
characteristic is shown in Fig. 1.2. The DC voltage at the input of the VCO generates
a output whose frequency is determined by the transfer characteristic shown in
Fig. 1.2. The output signal is fed back to the input of the phase detector where it is
compared with the input signal frequency. If the input signal frequency is less than
the \TCO frequency, the phase error output of the phase detector is such that the3
low-pass filter produces a negative voltage. This error control voltage when applied
to the VCO reduces the frequency of oscillation and brings the VCO frequency close
to the input signal frequency. If the input signal frequency is more than the VCO
frequency, the phase error output of the phase detector is such that the low-pass filter
produces a positive voltage. This error voltage increases the oscillation frequency of
the VCO until it becomes equal to the input signal frequency. This is how the PLL
offers frequency correction.
Output Fiequency,fo (Hz)
- - -_slope = VCOGAIN
iter frequency,fc (Hz)
Voltage, Vc (V)
fo= fc + VCOGAIN * Vc
FIGURE 1.2. Typical transfer characteristic of a voltage controlled oscillator.
There are various architectures for each block of a phase-locked loop. They
are summarized in Fig. 1.3. The parameters of the phase-locked systems, including
pull in range, transient response depend on the properties of the phase and frequency
detectors employed in such systems [5]. The basic features of different kinds of phase
detectors is summarized below.
Analog multipliers and sequential phase detectors are the two broad classes
of devices used as phase detectors in a PLL. A multiplier acts as a phase detector
[3] according to the identity
sin(A)cos(B) = O.5sin(AB) + O.5sin(A + B) (1.1)ri
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FIGURE 1.3. Various architectures for the blocks.
If the inputs to the multiplier are two sinusoids given by
=Vsin(wt)v0= V0cos(wt) (1.2)
then the output of the multiplier is
Vd=KmViV0 (1.3)
Topologies such as Gilbert cell multipliers can be used to implement an analog
multiplier. Analog multipliers have a limited linear range for phase tracking (only
71/2 < O <ir/2) and its gain varies as the sine of the phase error.
Sequential phase detectors do not have these limitations. Among the sequen-
tial phase detectors are the exclusive-OR phase detector, two-state phase detectors
(like the RS flip-flops, JK flip-flops), and the most widely used three-state phase
frequency detector. An EX-OR [3] circuit is similar to an over-driven multiplier
circuit. The disadvantages of the circuit are that it malfunctions if the duty cycle
of the waveforms is not 50%. This results in reduction in the gain. The output
signal is a triangular function of the phase error[1]. Though the linearity of phase5
tracking is more than that of an analog multiplier, it is still confined to the range
of ir/2 < °e<ir/2.
In a two-state phase detector, the waveform symmetry is not important. The
linearity of tracking is maintained overit < < it.Let the two signals be referred
to as IN1 and 1N2. The phase detector is sensitive only to either edge of IN1 and
1N2. When IN1 goes high, say the detector is in statel; then when 1N2 goes high
after this, the state changes to state2.Thus it keeps toggling between the two
states. Though this phase detector can detect both phase and frequency for very
small differences in frequency, the pull-in time can be very large. This is explained
in conjunction with the phase/frequency detector. The transfer characteristic of
different kinds of phase detectors is shown in Fig. 1.4.
The advantage of the phase frequency detector can be described by by re-
ferring to Fig. 1.4. In the unlocked state, the phase error of the phase frequency
detector remains either positive if the reference input signal leads the VCO, or neg-
ative if the reference input signal lags behind the VCO. This provides an indication
of the direction of the frequency error and is in acquiring lock when the two fre-
quencies are initially different. Thus in the unlocked condition, one terminal (UP
or DOWN, depending on the sign of frequency difference) will remain active as long
as the loop is out of lock and the other terminal switches back and forth between
levels in a manner determined by the frequency and phase differences[2]. But in
the case of an ex-OR or a two-state phase detector, the average output does not
remain monotonic since it is a periodic function of the phase error, Fig. 1.4. Since
the three-state phase detector can provide both frequency and phase aquisition, it
is called a phasefrequencydetector whereas the ex-OR and the two state are just
phase detectors.[;1
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FIGURE 1.4. Transfer characteristics of different kinds of phase detectors.'1
The detection of frequency by a phase frequency detector is made possible
by the addition of a third state in the state machine. Instead of toggling to state2
for the sequence IN1, 1N2, the phase frequency detector toggles to an intermediate
state, stateD. Hence the error voltage is monotonically positive or negative for the
unlocked state unlike the two-state case, and this offers for frequency detection.
The pull-in range for a phase frequency detector phase-locked ioop is only
limited by the overload limit of the voltage controlled oscillator. This helps acquisi-
tion of signals even under the worst operating conditions. The linearity of tracking
range is 27r < O < 2ir. According to[3], three-state phase frequency detectors
function well only if the input signal is periodic. The concept can be extended to
an n-state phase frequency detector.
One of the difficulties in the design of the a phase-locked ioop is the long
simulation time required to drive the ioop to steady state. This is done in order to
see if the ioop is acquiring lock and henceforth to extract some critical performance
parameters like timing jitter.
This thesis discusses the top-down design methodology which can be used
for designing a phase-locked loop with increased speed and accuracy. This reduces
the design cycle time as well. Before describing the approach taken in this research,
an overview of the existing simulation technique is provided.
1.2. Literature Review
The circuit level simulation of the phase-locked loop and hence the evaluation
of output jitter is difficult for the following reasons[9].Large spread of time
constants of the order of milliseconds for the ioop filter and nanoseconds for the
oscillator require long run times.Jitter specifications of a few hundred pico seconds necessitate small time
steps. Typically, it may need several thousand million points for simulation before
the ioop acquires lock. This has led to development of behavioral models for fast
and accurate simulation of the loop.
Several mixed-mode behavioral models for simulation of the phase-locked
loop have been presented before in [9]- [17]. In [9], a generic and top level behavioral
model (which does not include jitter) has been implemented in ABCDL Analog
Behavior Circuit Description Language (ABCDL) and simulated in the AT&T Bell
Laboratories ADAMS simulator. An example of how the model can be used for
simulating the step response and to track an input signal has been given. A high-
speed digital phase-locked loop is simulated at the behavioral level and at a mixed-
level using device level models for the phase-detector to measure the lock-in time
and detect false locking. The CPU time for the multi-level models versus an all
behavioral model is reported to be 5mm 17.O0sec versus 3mm 15.2lsec for simulating
lOmicroseconds on a Sun SparcStationl+.
In[10], Demir has an approach of simulating a phase-locked loop at a high
level. Behavioral simulation of phase/delay locked systems is explained. A power-
ful new simulation algorithm, based on nonlinear stochastic differential equation is
given. The approach provides accurate and efficient prediction of phase-locked loop
jitter behavior once the noise behavior of the blocks have been characterized. The
behavioral simulation is reported to be around 103 times faster than the SPICE
simulation, both for the simulation of acquisition in a DEC 5000/260.
In [11], a phase-locked loop model using an event driven algorithm to speed
up the simulation is given. It incorporates jitter and noise analysis while still main-
taining a tight connection to the physical circuit parameters. Examples of how the
design can be related to direct design decisions is also given. But the algorithmis embedded in a simulator that is not readily available. It is reported to take 40
seconds of actual time on a Sun Ultra 60 station to generate ims of data (400,000
samples) for a PLL running at 400MHz.
In[12], three different models are presented. A discrete linear model, a
discrete non-linear model and an event driven model have been compared with a
transistor level simulations. It has been shown that the event-driven model is the
most accurate. A comparison of the lock transient between various models has been
done and it has been concluded that the computational effort of the behavioral
models for a given accuracy is significantly less than a full SPICE simulation.
In[13], phase-locked loop simulation technique using VERIMIX, Simulink
and Simulink/C-MEX has been studied. Using Simulink/C-MEX allows part of a
model written in C language and then integrate it with rest of the simulink model.
The behavioral level analog with VERIMIX is experimented first, where Verilog is
used to simulate the logic part of the design and MCSPICE for the analog part. It
has given accurate results, however has taken more time than Simulink simulations.
In addition to this, in order to tighten the tolerance for better accuracy, speed
had to be traded off. In the Simulink simulations, a model for the VCO has been
developed;however, it has been cited that it is hard to do a mixed-level simulation in
Simulink. It has been reported in this that Simulink/C-MEX, which is the fastest
(among the three approaches identified), is 75 times faster than VERIMIX with
behavioral level model.
In[14], a nonlinear modeling of phase-locked and delay-locked systems is
given. Behavioral simulators for these systems are written in C language with non-
linear behavioral models for VCO and VCDL ( used in delay-locked systems). The
performance of the simulators is evaluated for noise performance by adding a delay
into the delay cell.10
In [15], nonlinear phase-locked ioop modeling of is presented in SpectreHDL
with emphasis on phase noise evaluation.
In [16], after giving a brief introduction to the top-down design and bottom-
up verification methodology, necessary models for the systematic design of a fre-
quency synthesizer used in telecommunication applications is given.
In[17], phase-locked loop modeling has been implemented in ELDO sim-
ulator which takes into account the nonlinearities of the blocks, the parasitic and
thermal noises from various sources, but without actual verification from circuit
level simulations.
In[18], is given the modeling of jitter in phase-locked ioop frequency syn-
thesizers using Verilog-A, considering the random noise sources. The phase-locked
loop has been modeled taking the random noise sources into account for each of the
blocks. The ideas were exemplified with loop parameters taken from a paper-based
design. For a reference frequency of 25MHz and a divide ratio (in the feedback path)
of 10,000, the simulation of period jitter (due to a given amount of phase noise) is
reported to have taken 7.5 minutes for 450k time-points on a HP 9000/735.
A table which summarizes the unique feature of each one of the above with
the present work is given Fig. 1.5.
1.3. Contribution of this work
In this thesis, a macro model using Verilog-A [19] for modeling phase-locked
loop jitter due to noises from supply and ground is presented.Simulations are
completed in SpectreS. The model can be easily integrated into a commonly used
design tool like Cadence. The noise simulation with behavioral model is roughly 310
times faster (best case) and 125 times faster (worst case) than the HSPICE noise11
Mod.l nameLock FalseFr.q sl.wlng, Accumu-DynamIc ., Supply and
and th. TransiontLockingEMI modulatIon,lativ. locking fl4 Jft ground
simulator Tracking acre,jitt.r transisnt
ABCDL usingX x
ADAMS Simul-
,tor
Simulator X x
1111101
Ev.nt driv.no x
simulator
Simulink X
Mod.lingln x X
C
Nonlin.ar
X mod.ling in1141
PLL mod.ling x
using ELDO
PLL modelingo o x
1n1161
Thism.thodQ 0 0 0 X
XEmphasis
0Oth.r f.atur.s
FIGURE 1.5. Table of comparison showing the emphasis of each approach.
simulations. The accuracy of the model depends on the accurate evaluation of the
nonlinear transfer function from the various noisy nodes to the output. By modeling
the noise transfer function of the circuit as closely as possible, 100% accuracy for
the behavioral noise simulations compared with the HSPICE noise simulations is
obtained.
The methodology is given in Chapter 2, the macro model in Chapter 3,
applications are described in Chapter 4, the conclusion is provided in Chapter 5 and
the scope for further research in Chapter 6.12
2. PROPOSED METHODOLOGY
As explained in Section 1.2, phase-locked loops are a difficult class of systems
to be simulated because of the extensive run times required.To speed up the
simulation time, high level behavioral modeling is used. The level of abstraction sets
the trade off between the simulation speed obtained and the accuracy of simulation.
The approach can be a top-down or a bottom-up one [9]. The top-down methodology
can be used for examining the design trade-offs between the various loop parameters
for a given application and a bottom-up approach to verify an existing designs.
The various steps in a top-down approach can be enumerated as follows.
1. Develop an ideal macro model with only the functionalities of the blocks for
a given set of specifications. This allows the designer to make a first-order
estimate of the system parameters required.
2. Design the circuit level component blocks. Extract the non-idealities and plug
it back into the model to get a non-ideal model with first order non-idealities.
Also find out the component sensitivities to the various sources of noise like
device parasitic noise, thermal noise, supply noise and ground bounce noise.
This helps in identifying the design trade-offs to be made.
3. Implement the phase-locked loop and validate the simulated results from the
model with the actual measured results from the implementation.
The above steps are summarized with the flowchart in Fig. 2.1.13
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FIGURE 2.1. Top-down simulation methodology for phase-locked loop.14
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FIGURE 2.2. Bottom-up verification of the phase-locked loop design.
Once there is a macro model to start with, we can use a bottom-up approach
to verify an existing design.
1. Measure the performance parameters of the design from silicon.
2. Validate the simulated results from the model with the measured results from
the implementation.
The corresponding flowchart is shown in Fig. 2.2.3. MACRO MODEL
3.1. Functionality
15
A description of the macro model is given in this section. The macro model is
developed using Verilog-A, choosing a charge pump phase-locked loops as a typical
architecture. It can be extended to any other architecture and application. A charge
pump phase-locked loop with a second-order ioop filter has the following advantages.
The charge pump switches current off for zero phase error between the reference and
feedback signals. This eliminates the need for a large DC gain or the use of active
filters. In a second-order loop filter (refer Fig. 3.1), the small capacitor C2 prevents
VCO overloading and sets the stability limit for the choice of loop parameters. But
the ratio, C1/C2 has to be large enough to avoid instability at moderate ioop gains
(of the order of 2 to 10)[20].
The block diagram of a charge pump phase-locked ioop is shown in Fig. 3.1
Frel
Ipump
Charge Pump
Phase Frequenc
Fvco
detector
Loop Fifter
liout
C2.
C1.
Voltage Controlled Fout
Oscillator I
FIGURE 3.1. Block diagram of a charge pump phase-locked loop.16
The following are the reasons for chooisng Verilog-A to implement the macro
model. A mixed-mode (along with Verilog-XL), mixed level simulation (with some
blocks as behaviorial models and some as circuits) is possible.It is integrated
into a commonly used design environment. Bottom-up verification is easier. Fast
simulation times for the loop compared with the SPICE level simulation, while doing
a locking transient to evaluate the jitter.
Referring to Fig. 3.2, a brief description of the models is given below. The
dc voltage source at the input is used instead of an pulse source inorder to be able
to get a continuous variation of frequency.
FIGURE 3.2. Setup for simulating a charge pump phase-locked ioop.
1. Phase Frequency Detector
The phase frequency detector is implemented as a state machine, sensitive
only to the positive edges of the reference signal ref or the fed back signal
VCOOUtfrom the voltage controlled oscillator. Its output goes into the charge
pump block17
2. Charge Pump
The charge pump has two switched current sources, controlled by the output
from the phase frequency detector. This pulsed current goes into the ioop filter
to generate the control voltage for the voltage controlled oscillator. The most
important advantage of the charge pump phase-locked ioops arises because the
charge pump opens up when the input phase difference is zero. This eliminates
the need for a large DC gain or the use of active filters.
3. Voltage Controlled Oscillator
The VCO receives input from the loop filter. In Fig. 3.2, ref is the reference
input to the phase frequency detector andVCOOUtis the corrected output of the
voltage controlled oscillator. If ref leads vcoj, the charge pump sources cur-
rent into the loop filter such thatlpfis positive and increases the frequency
of the voltage controlled oscillator. When the ref lagsVCOot,charge pump
sinks current, and1pftis negative, thereby decreasing the VCO frequency.
Inside the VCO block, a frequency is first generated according to the mag-
nitude of thelpft,and then it is integrated to get the corresponding phase
(because the phase frequency detector compares the phases of two signals).
The models for the phase frequency detector, charge pump and the voltage
controlled oscillator are written in Verilog-A. As shown in Fig. 3.2, the loop filter is
implemented using electrical components.
The behavioral simulations are done using the Cadence interface with Spec-
treS. The functionality of the phase frequency detector, charge pump and voltage
controlled oscillator are verified. The logic is given by the pseudo code in Fig. 3.3
Fig. 3.5. For the actual code, refer to Appendix A.'include HEADER FILES
module pfd(REF, VCO, UP,DOWN);
port declarations;
parameter threshold voltage crossing;
parameter delay time, rise time, fall time
variable declarations;
analog begin
IIrising edge sensitive
I/positive logic
if (REF leads VCO)
UP=HIGH;
else if(VCO leads REF)
DOWN=HIGH;
else if (REF and VCO are ON at the same time)
UPLOW;
DOWNLOW;
end
endinodule
FIGURE 3.3. Pseudo code for the phase frequency detector.'include HEADER FILES
module cp(TJP,DOWN,OUT);
port declarations;
parameter threshold voltage crossing;
parameter delay time, rise time, fall time
variable declarations;
analog begin
IIrising edge sensitive
I/positive logic
if(UP)
OUT=source current into loop filter;
else if (DOWN)
OUT=sink current to ground;
else If(UP && DOWN)
OUTO;
end
endmodule
FIGURE 3.4. Pseudo code for the charge pump.
19'include HEADERFILES
module vco(IN ,OUT );
port declarations;
parameter threshold voltage crossing;
parameters vcogain, delay time, rise time, fall time;
parameters Fmin, Fmax, Vmin, Vmax;
analog begin
frequency = center_frequency + vcogain*Input control voltage;
phase = timeintegral(frequency);
Qzero crossings (phase)
switch output;
end
endmodule
FIGURE 3.5. Pseudo code for the voltage controlled oscillator.
In the set up, the reference input is initially 16MHz while the output of the
voltage controlled oscillator is 15.625MHz. The following can be observed from the
Fig. 3.7 During the acquisition process, the ioop is nonlinear and the loop filter
output shows a damped response. The high frequency component is due to the
charging and discharging of the loop filter capacitor by the pulses from the phase
frequency detector. The small signal settling time (envelope of the waveform) can be
changed by changing the loop bandwidth. To decrease the settling time, we increase
the loop bandwidth, for a given value of the ratio, C1/C2. The loop filter output
provides a positive voltage for the voltage controlled oscillator to lock onto the
reference, because the reference input is greater than the initial voltage controlled
oscillator frequency. The steady state error will be driven to zero after some time for21
a charge pump phase-locked ioop. In lock, there is no cycle slip between the reference
frequency and the VCO frequency. This means that the two cycles (frequencies) are
equal in lock.
The SpectreS simulator took 152.95 seconds for 300k time points in a Sun
Sparc UltralO machine.
All the simulations were done in Sun Sparc UltralO.
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FIGURE 3.7. (a) Control voltage to the VCO and (b) Zoomed in Control voltage.23
3.2. Simulating a Tracking Circuit
The macro model can be used to simulate a tracking circuit. The set up
is shown in Fig. 3.8.The code used for phase frequency detector/charge pump
arrangement is given in Appendix D and the code for the voltage controlled oscillator
is in Appendix E. The design is based on [20].
Gain=e2krad/v
FIGURE 3.8. Block diagram of the phase-locked ioop tracking circuit.
The simulation of the above system took 2.94 seconds on a Sun Sparc UltralO
workstation. From Fig. 3.10, we can see that the output of the loop filter of a phase-
locked loop can be used to demodulate an input signal.This finds application
especially in the field of communications. The details of how to carry out the
simulation is also shown in Fig. 3.8. One application of the set up is to evaluate
the output jitter. An example of how the model can be used to predict the effect
of various loop parameters, in this example, the phase detector gain, on the output
jitter is shown in Fig. 3.11. The step in frequency input is 10MHz and the step in
phase input is 180 degrees.24
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FIGURE 3.9. Input signal for the tracking circuit.
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FIGURE 3.11. Phase error due to an input frequency step, for varying phase de-
tector gains.
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FIGURE 3.12. Phase error due to an input phase step, for varying phase detector
gains.26
As seen from Fig. 3.11, the ioop filter is of second order, the additional pole
from the VCO makes the ioop a third order one. From Control Systems theory, the
steady state error of a third order system to a step input and a ramp input is equal
to zero. Here, the loop variable is phase error. So, the steady state phase error due
to a frequency step and phase step should be zero. From Fig. 3.11 and Fig. 3.12,
the static phase error is equal to zero, the loop corrects the error quickly for higher
phase detector gains. The ioop shows a damped response typical of a third order
system, since the phase-locked loop basically operates on phase errors. The ringing
is more for higher phase detector gains, but the ringing in phase error settles faster
for the case of higher phase detector gains than the ones with lesser phase detector
gains.27
4. APPLICATIONS
4.1. Model Used to Evaluate Supply Noise and Ground Bounce
The uncertainty in the timing of an event is calledTiming jitter.Jitter
measurements are mainly of three types[21]:cycle-to-cycle, period, and long-
term. The measurements are made at a specified voltage. An illustration of these
three types of jitter is shown in Fig. 4.1. The change in a clock's output transition
from its corresponding position in the previous cycle is calledcycle-to-cyclejitter.
Period jitter measures the maximum change in a clock's output transition from its
ideal position. Long term jitter measures the maximum change in a clock's output
transition from its ideal position over many cycles.
F'
__________ T1Tav+dt1 ______________ T2Tavd.....1.......
Cycle-to-cycle jltter=T2-T1=d12-dtl
Vhi Ideal cycle
Period jitter
FIGURE 4.1. Illustration of different kinds of jitter.
The cycle-to-cycle jitter contains information about the short term dynamics
of the system[6] and is meaningful for oscillators, whereas long term jitter andperiod jitter are meaningful for phase-locked loops, because the loop dynamics tends
to even out the short term variations in frequency and phase. Usually, the jitter
measurements are made over multiple cycles and the maximum over these is given
as the jitter.
Jitter is one of the key performance parameters of a phase-locked loop used
in communication applications, analog-mixed signal blocks or for phase noise evalu-
ation. In this section it is shown how the model can be used to investigate the effect
of supply noise and ground bounce on the output jitter. The simulations from the
model are cross verified with the simulations from a commercial design.
4.2. Setup
The setup used to simulate and measure the output jitter are shown in the
figures Fig. 4.2-Fig. 4.4.
The setup in Fig. 4.2 consists of three distinct blocks. The test PLL is the
one whose jitter performance is being evaluated. The supply noise and ground
noise which could arise in an actual chip are emulated here using the inverter and
package model blocks. In the actual chip, pad drivers are used at the output of the
phase-locked loop for driving the load. This is emulated byInverterlin Fig. 4.2.
Inverter2 represents a second phase-locked loop on the chip running possibly at a
different frequency and creating noise. The inductors used in Fig. 4.2 represent
the bond-wire inductors, the capacitors across them are parasitic capacitors. The
inductances KS1 and KG1 represent the mutual inductance between the parasitic
inductances. Here, the worst case inductance is used for the noise simulation.
The Inverterl and package model blocks in Fig. 4.2 are used to generate the
Noisysupply in Fig. 4.2. This signal emulates the switching noise in the supply due29
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FIGURE 4.2. Set up for simulating the power suppiy noise and ground bounce.30
FIGURE 4.3. Set up of the Test PLL for simulating the supply noise.31
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FIGURE 4.4. Set up of the Test PLL for simulating the ground bounce.
to the presence of parasitic inductors and capacitors. The inputs to the inverters are
ideal pulses, IN1 and IN2 where IN1 emulates the output of the test PLL output at
lock. The Noisy supply in Fig. 4.2 is taken from the drain of the PMOS transistor
of inverterl. This goes as data input to supply.dat in Fig. 4.3. The supply.dat is
a piecewise linear source whose positive node is connected to a power supply filter
and the negative node is connected to the ideal ground. The function of the power
supply filter is to filter out the high frequency components in the supply noise. The
output of the power supply filter is the net named noisysupply in Fig. 4.3. This net is
inturn connected to the ports noisy supply of the phase/frequency detector and the
VCO. Addition of noise to the charge pump block slows down the simulation roughly
by 10 times. But the noise from the charge pump block can be ignored because the
noise gets filtered by the ioop filter. So the charge pump is assumed to be an ideal
block in this setup. The output noise from the phase/frequency detector also gets32
filtered by the ioop filter, but the noise is added to the phase/frequency detector
block for the sake of completion. The outputs of the phase/frequency detector and
the \TCO are referenced with respect to an ideal ground.
The Inverterl and package model blocks in Fig. 4.2 are also used to generate
the Noisy ground in Fig. 4.2. This signal emulates the ground bounce due to the
presence of parasitic inductors and capacitors. The inputs to the inverters are ideal
pulses, IN1 and 1N2 where IN1 emulates the output of the test PLL output at
lock. The Noisy ground in Fig. 4.2 is taken from the source of the NMOS transistor
of inverterl.This goes as data input to supply. dat in Fig. 4.4 The ground. dat
is a piecewise linear source whose positive node is connected to the net named
noisyground in Fig. 4.4. This net is inturn connected to the ports noisyground of
the phase/frequency detector and the VCO. The outputs of the phase/frequency
detector and the VCO are referenced with respect to the noisyground.
The Inverterl and package model blocks in Fig. 4.2 are not used for the case
of simulating a sinusoidal or square wave noise in the power supply. To simulate
these noises, the setup in Fig. 4.3 is used. An ideal sine wave or a square wave is
used as data input to supply.dat.
4.3. Simulation
In order that the introduction of the transistor-level circuits do not impair
the speed of simulation, the simulation of the inverters is carried out separately
using HSPICE. The inputs to the inverters are ideal pulses, IN1 and 1N2 where IN1
emulates the output of the Test PLL output at lock. The noisy supply and noisy
ground outputs are taken from the Inverterl and applied to the Test PLL which
is simulated using SpectreS, since HSPICE cannot handle Verilog-A. The HSPICE33
netlist for the Inverterl to generate Noisy ground is given in Appendix F, the one
to generate Noisy supply is given in Appendix G. The code for the phase frequency
detector for the supply noise setup is given in Appendix H. The code for VCO for
the supply noise setup is given in Appendix I. The code in Appendix J is for the
VCO with the factor used to match the behavioral simulations with the HSPICE
simulations. The code for the phase frequency detector for the ground bounce setup
is given in Appendix K. The code for VCO for the ground bounce setup is given in
Appendix L. For evaluating the output jitter due to supply and ground noise, the
following cases are identified.
1. Supply Ldi/dt noise
This is the case when the supply noise alone switches due to the surge current
through the parasitic elements. The setup of test PLL is shown in Fig. 4.3.
2. Ground Ldi/dt noise
This case simulates the ground bounce due to the surge current through the
parasitic elements. The setup for test PLL is shown in Fig. 4.4. The simulation
for the above two cases is done for a supply of 3.3V, a load capacitor of l5pF,
and at a temperature of -40C with the PLL reference frequency at 100MHz for
both the model and HSPICE. The supply, load capacitor and the temperature
chosen are arbitrary and can be changed for a different setup. The simulation
is done for various inverter sizes of (W/L)max= 1000, 2000, 3000, 4000 with
(W/L)pmos/(W/L)nmos= 4 in each of these cases. The results are summarized
in Fig. 4.6-Fig. 4.11. The observation window for the period jitter is 1000
cycles.
3. Sine noise at supply
The setup of the test PLL used for this case is shown in Fig. 4.3 with supply.dat34
replaced with a sinusoidal source. The simulation is done for supply of 3.3 V,
a load capacitor of l5pF, and at a temperature of 50G. The supply, load
capacitor and the temperature chosen are arbitrary and can be changed for a
different setup. The results are given in Fig. 4.9- Fig. 4.10. The observation
window for the period jitter is 1000 cycles.
4. Square noise at supply
The set up of the Test PLL is shown in Fig. 4.3 with supply.dat replaced with
a pulse source. The simulation is done for supply of 3.3\T,a load capacitor
of l5pF, and at a temperature of 50C.The supply, load capacitor and the
temperature chosen are arbitrary and can be changed for a different setup.
The results are given in Fig. 4.11- Fig. 4.12. The observation window for the
period jitter is 1000 cycles.
A typical noisysupply waveform is shown in the figure Fig. 4.5.As the
amplitude and frequency of ringing in the waveform increases, the output jitter also
increases.
4.4. Measurement of period jitter
Jitter is the random variation of the zero-crossings of a timing signal. For
measuring period jitter, first the zero-crossings of the timing waveform is collected
and the period of each cycle is evaluated from this data. The difference between the
maximum and the minimum period over the given observation window is calculated
as theperiod jitter.,
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FIGURE 4.5. Noisy supply waveform.
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A table of comparison for the speed of simulation for the model and HSPICE
is given in Fig. 4.6. The simulations are done in Sun Sparc UltralO machine.
From Fig. 4.6, the noise simulation with behavioral model is roughly 310
times faster (best case) and 125 times faster (worst case) than the HSPICE noise
simulations. The accuracy of the model depends on the accurate evaluation of the
non-linear transfer function from the various noisy nodes to the output. By modeling
the noise transfer function of the circuit as closely as possible, 100% accuracy for
the behavioral noise simulations compared with the HSPICE noise simulations is
obtained.36
Noise source Reference
frequency
Observation
window
CPU time taken
with the model
(seconds)
CPU time taken
with HSPICE
(seconds)
Ldi/dt from 100MHz1000 cycles 61.1 18930
supply
Sinusoidal noise
50MHz 1500 cycles 269 33900
from supply
(lOOmV, 10MHz)
FIGURE4.6.Comparison of speed between behavioral simulations.
4.6. Inferences
Figure4.7shows the variation of period jitter with the inverter sizes for a
given reference frequency (of 100MHz) of the VCO output for the case of supply
Ldi/dtnoise. The ringing in the noise waveforms generated from the inverters in
fig.4.2decides the noise injection level of supply. dat in Fig.4.3.As the transistor
sizing of the MOS devices in the inverters increase, the amplitude of ringing of the
noisy waveform increases. This causes period jitter to increase at the VCO output
for a given reference frequency.
The VCO is the most dominant source of noise to the output jitter. The
the power supply rejection ratio of the VCO block in the circuit was not taken into
account in the model while modeling the VCO. So there was a discrepency between
the HSPICE simulations and the simulations from the model.
In order to match the simulations from the model to those from HSPICE,
a fit was made for each data point from the model simulation. This is accounted
for by the term factor in the VCO code shown in Appendix J. This factor varieda
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FIGURE 4.7. Comparison of results for model and HSPICE forLdi/dtsupply noise.
with noise frequency in a non-linear manner showing that the noise transfer function
from VCO input to output is also non-linear.
The remaining figures from Fig. 4.8-Fig. 4.12 show the results from the model
only, because it was very hard to have the model simulation match with the HSPICE
simulation.
Figure 4.8 shows the variation of period jitter with the inverter sizes for a
given reference frequency (of 100MHz) of the VCO output for the case of ground
Ldi/dtnoise. The trend shown is that as the transistor sizing of the MOS devices
in the inverters increase, the amplitude of ringing of the noisy waveform increases.
This causes period jitter to increase for increasing inverter sizes, for a given reference
frequency.
The magnitude of jitter is of the order of nanoseconds (high) for a reference
frequency 100MHz. This can be explained with the aid of Fig. 4.13 and Fig. 4.14
Fig. 4.13 is the plot of period of the output versus time from the behavioral simu-gI3
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FIGURE 4.8. Comparison of results for model forLdi/dtground noise.
lation and Fig. 4.14 is for the corresponding HSPICE simulation. The simulation is
done for(W/L)mmos= 1000 and reference frequency of 100MHz. The variation of
output period with respect to time shows that the PLL has not reached the steady
state. So the jitter measured at the output is the one introduced due to the settling
transients. So the period jitter is of the order of nanoseconds.
From figures Fig. 4.9-Fig. 4.12, we can see that the output jitter decreases
as the noise frequency increases for a given amplitude and PLL reference frequency.
This is because output jitter is shaped by the ioop transfer function, which has a
low-pass characteristics. Thus the output jitter due to noise of 100MHz is lesser
than the jitter due to 10MHz. Jitter of the order of nanoseconds arises even in the
steady state if the noise switches at a fast rate.
The jitter characteristic forLdi/dtnoise depends on the ringing of the wave-
form at that frequency. Since ringing is higher for higher inverter sizes, the output
jitter is also higher.The simulated jitter from the model is matched from theaV
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FIGURE 4.9. Output jitter for sinusoidal noise injection with reference at 50MHz.
simulated jitter from HSPICE using a factor in the voltage controlled oscillator.
Physically, this factor represents the value of the transfer function for the noise
from supply or ground (as the case may be) to the VCO output. From simulations,
it was found that the factor varies nonlinearly with frequency and noise voltage
injected. The maximum (peak-to-peak) period jitter depends on the observation
window also.SVC
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FIGURE 4.10. Output jitter for sinusoidal noise injection with reference at 169MHz.
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FIGURE 4.12. Output jitter for square noise injection with reference at 169MHz.
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FIGURE 4.14. Variation of output period with respect to time from HSPICE sim-
ulation.43
5. CONCLUSION
A method of simulating power supply noise for designing a low-jitter phase-locked
loop has been developed, in Verilog-A. The set up can be integrated in a commonly
used design environment like CADENCE. The method is fast. The accuracy of the
model depends on the accurate evaluation of the non-linear transfer function from
the various noisy nodes to the output. By modeling the noise transfer function of
the circuit as closely as possible, 100% accuracy for the behavioral noise simulations
compared with the HSPICE noise simulations is obtained. The period jitter of the
order of nanoseconds inthe case ofLdi/dtsupply and ground noise can be accounted
from the fact that the settling transient gives rise to a higher jitter. For the sine
wave or square wave injection case, jitter of the order of nanoseconds arises even in
steady state, when the noise switches at a fast rate.
The model does not match with the HSPICE for some cases of noise
simulations because the noise transfer function from various nodes (like the
phase/frequency detector node, VCO node) has been ignored while modeling. This
is because this noise transfer function of the circuit is not characterized at this point
of time.
For no-noise case, the modelis310 times faster than circuit level simulation
and, after adding noise, it is about 125 times faster than the circuit level simulation.
The simulations were done using a Sun Sparc UltralO workstation.
In addition to doing a noise analysis for measuring the output jitter, the
model can be used to simulate phase-locked loops for various applications. This en-
ables the designer for quick identification of the design space in a top-down approach
and to complete a bottom-up verification for an existing design.6. SCOPE FOR FURTHER RESEARCH
The following ideas can be identified as scope for further research.
In the phase frequency detector, can try to include the dead band zone effect
(this is the insensitivity of the phase detector to small phase differences between the
signals, arising due to the finite delays in the feedback path of the phase/frequency
detector. The phase frequency detector cannot respond to small phase errors). But
since the silicon was free from this non-ideality, it was not included here.
In the charge pump, the non-idealities due to charge injection errors and the
loading effect due to the voltage controlled oscillator can be included.
In each of the blocks, the output could be modified to include jitter due to
thermal noise and other parasitic noises. More importantly, it would be desirable
to quantify those according to the actual measured values.
In order to investigate the effects of noise due to a divider on the output
jitter, a divider can be inserted in the feedback path.
Another interesting feature would be to identify the noise sensitivity of each
block and figure out the transfer function from each node to output. The problem is
complicated for noise sources like the power supply noise which do not have a white
noise charateristic.
Modeling the substrate noise coupling through the ioop filter and the VCO
to the reference voltage could be another field of research.
Due to the decoupling between the clock noise generator and the PLL, the
bond wire inductors can typically produce a standing wave whose magnitude is
difficult to be predicted by the model.45
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Design Feature EDN, Nov. 1995.APPENDICESAPPENDIX A. Verilog-A code for the phase frequency detector shown
in Fig. 3.2
'include "constants .h"
'include "discipline .h"
module pfd(VCO, REF, UP,DOWN);
input VCO,REF;
output UP,DOWN;
parameter
par ainet er
parameter
parameter
parameter
parameter
parameter
electrical Vi
real vthresh=1 .65;
real Vhi=3.3;
real Vlo=O;
real iamp=5e-6;
real tdel=O;
real trise=le-12;
real tfall=le-12;
REF,UP,DO WN
integer up,down,flagl ,flag2;
analog begin
Q(cross (V(REF)-vthresh,+1))
begin
if Cf lag2==O)
flagl=1;
else
begin
flagl==O;
flag2=O;
end
end
@(cross(V(VCO) -v-thresh ,+1))
begin
if Cf lagl==O)
flag2=1;
else
begin
flag2=O;
flagl=O;end
end
@(cross(V(REF)-vthresh,-1))
flagl=O;
@(cross(V(VCO)-vthresh, -1))
flag2=O;
case(1)
(flagl==1): up=Vhi;
(flag2==1): down=Vhi;
default begin up=Vlo;down=Vlo; end
endcase
V(UP)<+transition(up,O,le- 12,le- 12);
V(DOWN) <+transition(down,O,le-12,le-12);
end
endmodule50
APPENDIX B. Verilog-A code for the charge pump shown in Fig. 3.2
'include "constants .h"
'include "discipline. h"
module cp(OUT,UP ,DOWN );
output OUT;
input UP;
input DOWN;
parameter
parameter
parameter
parameter
parameter
electrical 01
real iout;
analog begin
real
real
real
real
real
JT,UP
vthresh=1 .65;
ianip=5e-6;
tdel=O;
trisele-12;
tfall=le-12;
,DOWN;
if (V (UP) )
iout=-iamp;
else if(V(DOWN))
iout=iamp;
else if((V(UP) ==O) &&( V(DOWN) O))
iout=O;
I(OUT)<+transition(iout,tdel,tfall,trise);
end
endmodul e51
APPENDIX C. Verilog-A code for the Input VCO and VCO shown in
Fig. 3.2
'include "constants .h"
include "discipline.h"
module vco(out,in);
input in; output out;
electrical out,in;
parameter real dir=1;
parameter real Vmin=O;
parameter real Vmax=1 from(Vmin:inf);
parameter real Fmin=100e6 from (O:inf);
parameter real Fmax=2*Fmin from(Fmin:inf);
parameter real tt=O.OlIFmax from(O:inf);
parameter real Vlo=O,Vhi=3.3;
parameter real ttol=lu/Fmax from (O:1/Fmax);
real freq,phase ,f lag;
integer n;
analog begin
freq= (V(in) -Vmin) * (Fmax-Fmin) / (Vmax-Vmin) + Fmin;
phase=2*3.14*idtmod(freq,O.O,1.O,-O.5);
(cross(phase+3. 14/2,dir,ttol) or
cross (phase-3. 14/2,dir,ttol))
begin
n= (phase>=-3. 14/2) && (phase<3. 14/2);
end
V(out)<+transition(n?Vhi:Vlo,O,tt);
end
endmodul e52
APPENDIX D. Verilog-A code for the phase frequency detector/charge
pump shown in Fig.3.8
'include "constants .h"
'include "discipline .h"
module pfd(REF, VCO, OUT );
inout REF, VCO, OUT;
electrical REF. VCO, OUT;
parameter real vthresh=O.5;
parameter real Ipump = lOOe-6;
parameter real tdel=O;
parameter real trise=le-12;
parameter real tfall=le-12;
integer flagl,flag2;
integer state;
analog begin
@(cross (V(REF)-vthresh,+1))
begin
flagl=1;
end
@(cross(V(REF)-vthresh, -1))
begin
flagl=O;
end
@(cross (V(VCO) -vthresh,+1))
begin
flag2=1;
end
@(cross(V(VCO)-vthresh, -1))
begin
flag2=O;
end
if(flagl==1 && flag2==O )
state =1;
else if(flagl==O && flag2==1)53
state = -1;
else if(flagl == 0 && flag2==0II flagl==1 && flag2==1)
begin
state=0;
end
I(OUT) <+Ipump*transition(state,tdel,tf all ,trise);
end
endmodul eAPPENDIX E. Verilog-A code for the VCO in set up in Fig.3.8
'include "constants .h"
include "discipline. h"
module vco(IN ,OUT );
inout IN, OUT;
electrical IN, OUT;
parameter real
real
real
real
real
real
inte
analog begin
end
endmodule
gain=62e3,fc=7000000, amp=1;
inst_freq;
wc;//center freq in rad
phase_un;IIwc*time
phase_nonhin; //integr(k*f(t)) of phase
sig_val;
er num_cycles;
wc2*3. 14*fc;
phase_lin=wc*$realtime;
num_cycles = phase_hin/(2*3.14);
phase_hin=phase_lin-num_cycles*2*3. 14;
phase_nonhin=2*3. 14*gain* idt(V(IN) ,O,O, le-14);
sig_val= amp*cos(phase_lin+phase_nonhin);
V(OUT) <+sig_val;
5455
APPENDIX F. HSPICE netlist for theInverterlshown in Fig. 4.2 used
to generateNoisy ground
* The PLL model parameter file
include models. levell3
MP1 OUT1 IN1 supply supply pshort w=6400u 11.6u
MN1 OUT1 IN1 noisegndl 0 nshort w=1600u 11.6u
LG1 noisegndl 0 16.36n
CG1 noisegndl 0 O.2522p
MP2 OUT2 1N2 supply supply pshort w6400u l=l.6u
MN2 OUT2 1N2 noisegnd2 0 nshort w=1600u l=1.6u
LG2 noisegnd2 0 16.36n
CG2 noisegnd2 0 O.2522p
Ki LG1 LG2 O.78n
CL1 OUT1 0 l5p
CL2 OUT2 0 l5p
VDD supply 0 3.3
* Ideal input pulses
VIN1 IN1 0 pulse(O 3.3 0 O.2n O.2n 5n iOn)
VIN2 1N2 0 pulse(0 3.3 0 0.2n 0.2n 5n iOn)
.option h9007 gmin=lnmethod=gear lvltim2
.temp -40
.tran loop iOu START9.9u
.print V(noisegndl)
endAPPENDIX G. HSPICE netlist for theInverterlshown in Fig. 4.2 used
to generate Noisy supply
* The hspice netlist of the circuit is found in the file "netlist"
include models. levell3
LS1 supply noisesupplyl 16.36n
MS1 OUT1 IN1 noisesupplyl supply pshort w6400u 11.6u
MN1 OUT1 IN1 0 0 nshort w=1600u l=l.6u
CS1 noisesupplyl supply O.2522p
LS2 supply noisesupply2 16.36n
CS2 noisesupply2 supply O.2522p
MP2 OUT2 1N2 noisesupply2 supply pshort w=6400u 11.6u
MN2 OUT2 1N2 0 0 nshort w=1600u l=1.6u
Ki LS1 LS2 O.78n
CL1 OUT1 0 l5p
CL2 QUT2 0 l5p
VDD supply 0 3.3
VIN1 IN1 0 PULSE(0 3.3 0 0.2n 0.2n 5n iOn)
VIN2 1N2 0 PULSE(0 3.3 0 0.2n O.2n 5n iOn)
.option h9007 gmin=lnmethod=gear lvltim=2
.temp -40
.tran loop lOu START=9.9u
print V(noisesupplyl)
.end57
APPENDIX H. Verilog-A code for the phase frequency detector shown
in Fig. 4.3
'include "constants .h"
'include "discipline. h"
module pfd_supplynoise(VCO, REF, IJP,DOWN,noise);
input VCO,REF,noise;
output UP,DOWN;
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
vthresh=1 .65;
Vhi=3.3;
Vlo=O;
iamp=5e-6;
tdel=O;
trisele-12;
tfall=le-12;
electrical VCO,REF,UP,DOWN,noise;
integer up, down, flagi , flag2;
real noisy;
analog begin
noisy=V (noise);
@(cross(V(REF)-vthresh, +1))
begin
if (flag2==O)
flagl=1;
else
begin
flagl==O;
flag2=O;
end
end
@(cross (V(VCO)-vthresh,+1))
begin
if (flagl==O)
flag2=1;
else
begin
flag2=O;I.]
flagl=O;
end
end
@(cross (V(REF)-vthresh, -1))
flagl=O;
@(cross(V(VCO)-vthresh, -1))
flag2=O;
case(1)
(flagl==1) :up=noisy;
(flag2==1) :down=noisy;
default begin up=Vlo;down=Vlo; end
endcase
V(UP)<i-transition(up,O,le--12,le-12);
V(DOWN)<transition(down,O,le-12, le-12);
end
endmodule59
APPENDIX I. Verilog-A code for the VCO shown in Fig. 4.2, without
the factor
'includeconstants .hu
'include udiscipline.hh
module vco_supplynoise(out,in,noise);
input in,noise; output out;
electrical out,in,noise;
parameter real dir=1;
parameter real Vmin=O;
parameter real Vmax=1 from(Vmin:inf);
parameter real Fmin1OOe6 from (O:inf);
parameter real Fmax=2*Fmin from(Fmin:inf);
parameter real tt=O.O1/Fmax from(O:inf);
parameter real Vlo=O,Vhi=3.3;
parameter real ttol=lu/Fmax from (O:1/Fmax);
real freq,phase,flag,noisy;
integer n;
analog begin
noisy=V (noise);
freq= (V (in) -Vmin) * (Fmax-Fmin) / (Vmax-Vmin) + Fmin;
phase=2*3.14*idtmod(freq,O.O,1.O,-O.5);
@(cross(phase+3. 14/2,dir,ttol) or
cross (phase-3. 14/2,dir,ttol))
begin
n= (phase>=-3. 14/2) && (phase<3. 14/2);
end
V(out)<+transition(n?noisy:Vlo,O,tt);
end
endmoduleAPPENDIX J. Verilog-A code for the VCO shown in Fig. 4.2, with the
factor
'include "constants .h"
'include "discipline. h"
module vco_noissweep(out,in,noise);
input in,noise; output out;
electrical out,in,noise;
parameter real dir=1;
parameter real Vmin=O;
parameter real Vmax=1 from(Vxnin:inf);
parameter real Fmin=100e6 from (O:inf);
parameter real Fmax=2*Fmin from(Fmin:inf);
parameter real tt=O.O1/Fmax from(O:inf);
parameter real Vlo=O,Vhi=3.3;
parameter real ttol=lu/Fmax from (O:lIFmax);
parameter real factor=O.7e-8;
real freq,phase,flag,noisy,jitter,dt;
integer n;
analog begin
jitter=factor*V(noise);
freq= (V(in) -Vmin) * (Fmax-Fmin) / (Vmax-Vmin) + Fmin;
freqfreq/ (1+dt*freq);
phase=2*3.14*idtmod(freq,O.O,1.O,-O.5);
@(cross(phase+3. 14/2,dir,ttol) or
cross (phase-3. 14/2,dir,ttol))
begin
n= (phase>=-3. 14/2) && (phase<3. 14/2);
dt=jitter;
end
V(out)<+transition(n?Vhi:Vlo,O,tt);
end
endmodul e61
APPENDIX K. Verilog-A code for the phase frequency detector shown
in Fig. 4.4
'include "constants .h"
'include "discipline. h"
module pfd_noise(VCO, REF. UP,DOWN,noise);
input VCO,REF,noise;
output UP,DOWN;
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
electrical VCO,RE
vthresh=1 .65;
Vhi=3.3;
VloO;
iamp=5e-6;
tdel=O;
trise=le-12;
tfall=le-12;
,UP,DOWN,noise
integer up,down,flagl,flag2;
real noisy;
analog begin
noisy=V (noise);
@(cross(V(REF)-vthresh ,+1))
begin
if Cf lag2==O)
flagl=1;
else
begin
flagl==O;
flag2=O;
end
end
(cross(V(VCO)-vthresh,+1))
begin
if (flagl==O)
flag2=1;
else
begin
flag2=O;
flagl=O;62
end
end
@(cross(V(REF)-vthresh, -1))
flagl=O;
@(cross(V(VCO)-vthresh, -1))
flag2=O;
case ( 1)
(flagl==1) up=Vhi;
(flag2==1) :downVhi;
default begin up=Vlo+noisy;down=Vlo+noisy; end
endcase
V(UP)<+transition(up,O,le-12, le-12);
V(DOWN)<+transition(down,O, le-12, le-12);
end
endmodul e63
APPENDIX L. Verilog-A code for the VCO shown in Fig. 4.4, without
the factor
'includeconstants.h"
'include "discipline.h"
module vco_noise(out,in,noise);
input in,noise; output out;
electrical out,in ,noise;
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
parameter real
dir=1;
Vmin=O;
Vmax=1 from(Vmin:inf);
Fmin=100e6 from (O:inf);
Fmax=2*Fmin from(Fmin:inf);
tt=O.O1/Fmax from(O:inf);
VloO,Vhi3.3;
ttol=lu/Fmax from (O:1/Fmax);
real freq,phase,flag,noisy;
integer n;
analog begin
noisy=V (noise);
freq= (V (in) -Vmin) * (Fmax-Fmin) / (Vmax-Vmin) + Fmin;
phase=2*3.14*idtmod(freq,O.O,1.O,-O.5);
@(cross (phase+3.14/2, dir ,ttol) or
cross (phase-3.14/2 ,dir , ttol))
begin
n=(phase>=-3.14/2) && (phase<3.14/2);
end
V(out)<+transition(n?Vhi:Vlo-f-noisy,O,tt);
end
endmodule